Euro-Par 2004 Parallel Processing
From MaRDI portal
Publication:5311399
DOI10.1007/B99409zbMATH Open1096.68593OpenAlexW2477312825MaRDI QIDQ5311399FDOQ5311399
Authors: I. Kadayif, I. Demirkiran, Mahmut Taylan Kandemir
Publication date: 23 August 2005
Published in: Lecture Notes in Computer Science (Search for Journal in Brave)
Full work available at URL: https://doi.org/10.1007/b99409
Recommendations
Cited In (7)
- Title not available (Why is that?)
- Title not available (Why is that?)
- Code transformations for TLB power reduction
- Title not available (Why is that?)
- Dynamic tag reduction for low-power caches in embedded systems with virtual memory
- Dynamic Tag-Check Omission: A Low Power Instruction Cache Architecture Exploiting Execution Footprints
- Title not available (Why is that?)
This page was built for publication: Euro-Par 2004 Parallel Processing
Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q5311399)