Computer Aided Verification

DOI10.1007/B98490MaRDI QIDQ5312932zbMATH OpenOpenAlexFDO

Authors Shuvendu K. Lahiri, Sanjit A. Seshia

Publication date 25 August 2005

Published in Lecture Notes in Computer Science (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1007/b98490

Mathematics Subject Classification ID

Specification and verification (program logics, model checking, etc.) (68Q60)

Recommendations

• scientific article; zbMATH DE number 1903346
• FST TCS 2003: Foundations of Software Technology and Theoretical Computer Science
• scientific article; zbMATH DE number 1903374
• scientific article; zbMATH DE number 1979548
• EufDPLL -- a tool to check satisfiability of equality logic formulas

Cited in

(10)

• A framework for verifying bit-level pipelined machines based on automated deduction and decision procedures
• Combining theories with shared set operations
• scientific article; zbMATH DE number 1903346 (Why is no real title available?)
• Formal reliability analysis of redundancy architectures
• Building small equality graphs for deciding equality logic with uninterpreted functions
• Parallelizing SMT solving: lazy decomposition and conciliation
• FST TCS 2003: Foundations of Software Technology and Theoretical Computer Science
• Linear Arithmetic with Stars
• Editorial: Symbolic computation and satisfiability checking
• Deciding Boolean algebra with Presburger arithmetic

Describes a project that uses

Uses Software

• PVS
• UCLID

This page was built for publication: Computer Aided Verification

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q5312932)