scientific article; zbMATH DE number 5046457

zbMATH Open1102.68419MaRDI QIDQ5483029FDOQ5483029

Authors: Tim Kogel, Rainer Leupers, Heinrich Meyr 

Publication date: 15 August 2006

Title of this publication is not available (Why is that?)

Recommendations

• An accurate performance model for network-on-chip and multicomputer interconnection networks
• Models and formal verification of multiprocessor system-on-chips
• An Efficient Hybrid-Switched Network-on-Chip for Chip Multiprocessors
• Some new models for multiprocessor interconnection networks

zbMATH Keywords

Electronic System LevelESL design methodologies.SoC platformsTransaction Level Modeling

Mathematics Subject Classification ID

Introductory exposition (textbooks, tutorial papers, etc.) pertaining to computer science (68-01) Computer system organization (68M99)

Cited In (14)

• Models and formal verification of multiprocessor system-on-chips
• Prophid: A platform-based design method
• Embedded software design and programming of multiprocessor system-on-chip. Simulink and System C case studies
• Title not available (Why is that?)
• Title not available (Why is that?)
• Processor and system-on-chip simulation
• Transaction-level system modeling
• Title not available (Why is that?)
• Specification and verification of a MPI implementation for a MP-SoC
• Advanced hardware/software co-design on reconfigurable network-on-chip based hyper-platforms
• Multiprocessor systems on chip. Design space exploration.
• A flexible framework for communication evaluation in soc design
• Full simulation coverage for SystemC transaction-level models of systems-on-a-chip
• Towards Performance Prediction of Compositional Models in Industrial GALS Designs

Uses Software

• C-HEAP

This page was built for publication:

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q5483029)