Formal Methods in Computer-Aided Design

DOI10.1007/B102264zbMATH Open1117.68305OpenAlexW4229585471MaRDI QIDQ5492963FDOQ5492963

Authors: Mary Sheeran 

Publication date: 20 October 2006

Published in: Lecture Notes in Computer Science (Search for Journal in Brave)

Full work available at URL: https://doi.org/10.1007/b102264

Recommendations

• A method for speed optimized partial product reduction and generation of fast parallel multipliers using an algorithmic approach
• Operand Folding Hardware Multipliers
• Constant integer multiplication using minimum adders
• A new algorithm for design of the Booth-based multiplier unit
• Low-power constant-coefficient multiplier generator

Mathematics Subject Classification ID

Computer science aspects of computer-aided design (68U07) Mathematical problems of computer architecture (68M07)

Cited In (6)

• A 16-bit by 16-bit MAC design using fast 5:3 compressor cells
• Shallow circuits and concise formulae for multiple addition and multiplication
• A method for speed optimized partial product reduction and generation of fast parallel multipliers using an algorithmic approach
• Title not available (Why is that?)
• Title not available (Why is that?)
• Finding regularity: Describing and analysing circuits that are not quite regular

This page was built for publication: Formal Methods in Computer-Aided Design

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q5492963)