On Finding a Nearly Minimal Set of Fault Detection Tests for Combinational Logic Nets

DOI10.1109/PGEC.1966.264376zbMath0161.14202OpenAlexW1993225874MaRDI QIDQ5543091

J. J. Skiles, Robert Schaefer, R. M. Janoski

Publication date: 1966

Published in: IEEE Transactions on Electronic Computers (Search for Journal in Brave)

Full work available at URL: https://doi.org/10.1109/pgec.1966.264376

zbMATH Keywords

numerical analysis

Related Items (3)

Detection of false paths in logical circuits by joint analysis of the AND/OR trees and SSBDD-graphs ⋮ Properties of pairs of test vectors detecting path delay faults in high performance VLSI logical circuits ⋮ An algorithm for the simulation of dynamical systems by means of digital computers, based on signal-flow graph

This page was built for publication: On Finding a Nearly Minimal Set of Fault Detection Tests for Combinational Logic Nets