Switching networks for SIMD multiprocessor computing systems (state-of- the-art review)
From MaRDI portal
Publication:582873
Recommendations
- A Uniform Representation of Single-and Multistage Interconnection Networks Used in SIMD Machines
- Multistage interconnection networks in multiprocessor systems. A simulation study
- scientific article; zbMATH DE number 4029465
- scientific article; zbMATH DE number 220138
- Packet Switching Networks for Multiprocessors and Data Flow Computers
Cited in
(9)- Packet Switching Networks for Multiprocessors and Data Flow Computers
- A method for SIMD/MIMD functionally reconfigurable multimicroprocessor systems design and parallel data exchange algorithms
- scientific article; zbMATH DE number 2010364 (Why is no real title available?)
- Fault-tolerant ATM switching architectures based on MINs: A survey
- Combining computation and data transmission in the systems with switches
- Performance evaluation of SNAIL: a multiprocessor based on the simple serial synchronized multistage interconnection network architecture
- Reducing complexity of the distributed switch for parallel data processing systems
- Choosing Hardware-and-software facilities for designing the microprocessor switching module of the multistage ATM switch using by the real-time criterion
- A Uniform Representation of Single-and Multistage Interconnection Networks Used in SIMD Machines
This page was built for publication: Switching networks for SIMD multiprocessor computing systems (state-of- the-art review)
Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q582873)
