Correct Hardware Design and Verification Methods

DOI10.1007/B93958MaRDI QIDQ5897072zbMATH OpenOpenAlexFDO

Authors Charles Hymans

Publication date 5 February 2010

Published in Lecture Notes in Computer Science (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1007/b93958

Mathematics Subject Classification ID

Specification and verification (program logics, model checking, etc.) (68Q60) Mathematical problems of computer architecture (68M07)

Recommendations

• scientific article; zbMATH DE number 1390341
• Insertion semantics of VHDL as electronic design languge
• scientific article; zbMATH DE number 107991
• scientific article; zbMATH DE number 750003
• Computational Science - ICCS 2004
• scientific article; zbMATH DE number 618453

Cited in

(7)

• Static consistency checking for Verilog wire interconnects
• scientific article; zbMATH DE number 1751924 (Why is no real title available?)
• scientific article; zbMATH DE number 1390341 (Why is no real title available?)
• scientific article; zbMATH DE number 1948412 (Why is no real title available?)
• Insertion semantics of VHDL as electronic design languge
• Verification, Model Checking, and Abstract Interpretation
• Abstract Interpretation of the Physical Inputs of Embedded Programs

This page was built for publication: Correct Hardware Design and Verification Methods

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q5897072)