Correct Hardware Design and Verification Methods

DOI10.1007/B93958zbMATH Open1179.68010OpenAlexW219731125MaRDI QIDQ5897072FDOQ5897072

Authors: Charles Hymans 

Publication date: 5 February 2010

Published in: Lecture Notes in Computer Science (Search for Journal in Brave)

Full work available at URL: https://doi.org/10.1007/b93958

Recommendations

• scientific article; zbMATH DE number 1390341
• Insertion semantics of VHDL as electronic design languge
• scientific article; zbMATH DE number 107991
• scientific article; zbMATH DE number 750003
• Computational Science - ICCS 2004
• scientific article; zbMATH DE number 618453

Mathematics Subject Classification ID

Specification and verification (program logics, model checking, etc.) (68Q60) Mathematical problems of computer architecture (68M07)

Cited In (7)

• Insertion semantics of VHDL as electronic design languge
• Title not available (Why is that?)
• Title not available (Why is that?)
• Title not available (Why is that?)
• Verification, Model Checking, and Abstract Interpretation
• Static consistency checking for Verilog wire interconnects
• Abstract Interpretation of the Physical Inputs of Embedded Programs

This page was built for publication: Correct Hardware Design and Verification Methods

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q5897072)