Embedded-TM: energy and complexity-effective hardware transactional memory for embedded multicore systems

DOI10.1016/J.JPDC.2010.02.003zbMATH Open1233.68163OpenAlexW2008330181MaRDI QIDQ666237FDOQ666237

R. Iris Bahar, Cesare Ferri, Tali Moreshet, Maurice Herlihy, Samantha Wood

Publication date: 7 March 2012

Published in: Journal of Parallel and Distributed Computing (Search for Journal in Brave)

Full work available at URL: https://doi.org/10.1016/j.jpdc.2010.02.003

Recommendations

• Lightweight transactional memory systems for NoCs based architectures: design, implementation and comparison of two policies
• Transactional memory
• \(\mathrm {TM}^{2}\mathrm {C}\): a software transactional memory for many-cores
• Transactional Memory: Glimmer of a Theory
• scientific article; zbMATH DE number 7075928

zbMATH Keywords

contention managementcache designenergy-efficient designhardware transactional memory

Mathematics Subject Classification ID

Mathematical problems of computer architecture (68M07) Models and methods for concurrent and distributed computing (process algebras, bisimulation, transition nets, etc.) (68Q85)

Cites Work

• Embedded-TM: energy and complexity-effective hardware transactional memory for embedded multicore systems
• Implementation tradeoffs in the design of flexible transactional memory support

Cited In (1)

• Embedded-TM: energy and complexity-effective hardware transactional memory for embedded multicore systems

Uses Software

• MiBench
• STAMP

This page was built for publication: Embedded-TM: energy and complexity-effective hardware transactional memory for embedded multicore systems

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q666237)