Silicon debug of a powerPC microprocessor using model checking

DOI10.1023/A:1016044019648zbMATH Open0994.68534OpenAlexW1599308871MaRDI QIDQ698437FDOQ698437

Authors: Richard Raimi, James Lear 

Publication date: 18 September 2002

Published in: Formal Methods in System Design (Search for Journal in Brave)

Full work available at URL: https://doi.org/10.1023/a:1016044019648

Recommendations

• Testing diagnostics of modern microprocessors with the use of functional models
• scientific article; zbMATH DE number 2102695
• Model checking: a hardware design perspective
• Post-silicon and runtime verification for modern processors
• scientific article; zbMATH DE number 1796150
• Formal modeling and verification of microprocessors
• scientific article; zbMATH DE number 2079670

Mathematics Subject Classification ID

Computing methodologies and applications (68U99) Mathematical problems of computer architecture (68M07)

Cited In (4)

• Title not available (Why is that?)
• A semantic condition for data independence and applications in hardware verification
• Title not available (Why is that?)
• A generic dual core architecture with error containment

This page was built for publication: Silicon debug of a powerPC microprocessor using model checking

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q698437)