Silicon debug of a powerPC microprocessor using model checking

DOI10.1023/A:1016044019648MaRDI QIDQ698437zbMATH OpenOpenAlexFDO

Authors Richard Raimi, James Lear

Publication date 18 September 2002

Published in Formal Methods in System Design (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1023/a:1016044019648

Mathematics Subject Classification ID

Computing methodologies and applications (68U99) Mathematical problems of computer architecture (68M07)

Recommendations

• Testing diagnostics of modern microprocessors with the use of functional models
• scientific article; zbMATH DE number 2102695
• Model checking: a hardware design perspective
• Post-silicon and runtime verification for modern processors
• scientific article; zbMATH DE number 1796150
• Formal modeling and verification of microprocessors
• scientific article; zbMATH DE number 2079670

Cited in

(4)

• scientific article; zbMATH DE number 1852151 (Why is no real title available?)
• A semantic condition for data independence and applications in hardware verification
• scientific article; zbMATH DE number 2102695 (Why is no real title available?)
• A generic dual core architecture with error containment

This page was built for publication: Silicon debug of a powerPC microprocessor using model checking

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q698437)