Post-silicon and runtime verification for modern processors

DOI10.1007/978-1-4419-8034-2MaRDI QIDQ3060705zbMATH OpenOpenAlexFDO

Authors Ilya Wagner, Valeria Bertacco

Publication date 8 December 2010

Full work available at URL https://doi.org/10.1007/978-1-4419-8034-2

zbMATH Keywords

multi-core processorsmicroprocessor-based computation

Mathematics Subject Classification ID

Introductory exposition (textbooks, tutorial papers, etc.) pertaining to computer science (68-01) Analytic circuit theory (94C05) Computer system organization (68M99)

Recommendations

• Functional Verification of Programmable Embedded Architectures
• Formal system verification. State-of the-art and future trends
• System-on-a-chip verification. Methodology and techniques
• Functional design errors in digital circuits. Diagnosis correction and repair
• SAT-Based Scalable Formal Verification Solutions

Cited in

(5)

• Functional Verification of Programmable Embedded Architectures
• On a New Mechanism of Trigger Generation for Post-Silicon Debugging
• Silicon debug of a powerPC microprocessor using model checking
• From variability tolerance to approximate computing in parallel integrated architectures and accelerators
• System-level validation. High-level modeling and directed test generation techniques.

This page was built for publication: Post-silicon and runtime verification for modern processors

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q3060705)