Formal modeling and verification of microprocessors

DOI10.1109/12.368009MaRDI QIDQ4419604zbMATH OpenOpenAlexFDO

Authors Phillip J. Windley

Publication date 1995

Published in IEEE Transactions on Computers (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1109/12.368009

zbMATH Keywords

VLSI devicesmicroprocessor verification

Mathematics Subject Classification ID

Computer system organization (68M99)

Recommendations

• scientific article; zbMATH DE number 46617
• scientific article; zbMATH DE number 53982
• Advanced automation in formal verification of processors.
• Computer Aided Verification
• The notion of proof in hardware verification

Cited in

(27)

• scientific article; zbMATH DE number 1701763 (Why is no real title available?)
• Correct Hardware Design and Verification Methods
• Silicon debug of a powerPC microprocessor using model checking
• scientific article; zbMATH DE number 4039272 (Why is no real title available?)
• Computer Aided Verification
• scientific article; zbMATH DE number 4018390 (Why is no real title available?)
• Design and verification of microprocessor systems for high-assurance applications
• Formal verification of a complex pipelined processor
• A formalisation of \textsc{xMAS}
• Formal verification of arithmetic RTL: translating Verilog to C++ to ACL2
• Correct Hardware Design and Verification Methods
• Advanced automation in formal verification of processors.
• scientific article; zbMATH DE number 2102697 (Why is no real title available?)
• Algebra and Coalgebra in Computer Science
• Automatic generation of inductive invariants from high-level microarchitectural models of communication fabrics
• scientific article; zbMATH DE number 46617 (Why is no real title available?)
• scientific article; zbMATH DE number 1487483 (Why is no real title available?)
• scientific article; zbMATH DE number 1670752 (Why is no real title available?)
• Verification: industrial applications
• The notion of proof in hardware verification
• Computer Aided Verification
• Efficient simulation of formal processor models
• scientific article; zbMATH DE number 1670784 (Why is no real title available?)
• Modular deductive verification of multiprocessor hardware designs
• The use of hoare logic in the verification of horizontal microprograms
• A formal framework for verification of embedded custom memories of the Motorola MPC7450 microprocessor
• Algebraic models of correctness for microprocessors

Describes a project that uses

Uses Software

• HOL

This page was built for publication: Formal modeling and verification of microprocessors

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q4419604)