On the performance of transputer arrays for dense linear systems
asymptotic link bandwidthbyte transfer rateCholesky methodconcurrent floatingdense linear systemsexperimental investigationGauss-Jordan methodGivens methodsHouseholder methodinteger arithmeticlogarithmic array indexingLUD methodmatrix factorization algorithmsmultitransputer arraysnormalized arithmeticon-chip/off-chip RAMperformance message lengthstartup time
This paper presents the results of an experimental investigation of the computation and communication performance for single and multitransputer arrays. The study is focussed on the normalized arithmetic, concurrent floating and integer arithmetic, logarithmic array indexing, and on- chip/off-chip RAM; startup time, byte transfer rate, asymptotic link bandwidth, and the effect of the use of some performance maximization techniques on execution time. Also, the half performance message length for simultaneous operation of k \((k=1,...,4)\) links at 10/20 MHz clock in uni- and bidirectional modes is estimated. This study has been made for matrix factorization algorithms for dense linear systems, including LUD, Householder, Gauss-Jordan, Cholesky and Givens methods. The main directions of a future investigation are also presented.
- On the performance of transputer networks for solving linear systems of equations
- Parallel solution of linear system of equation on transputer array
- Transputer arrays for solving partitioned systems of linear equations
- Speed-up of scalable iterative linear solvers implemented on an array of transputers
- Implementing linear algebra algorithms on a Meiko Computing Surface
This page was built for publication: On the performance of transputer arrays for dense linear systems
Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q921858)