Reconfigurable turbo decoding for 3G applications

DOI10.1016/J.SIGPRO.2004.07.005zbMATH Open1148.94422OpenAlexW1986776567MaRDI QIDQ956040FDOQ956040

Authors: Costas Chaikalis, James M. Noras 

Publication date: 25 November 2008

Published in: Signal Processing (Search for Journal in Brave)

Full work available at URL: https://doi.org/10.1016/j.sigpro.2004.07.005

Recommendations

• scientific article; zbMATH DE number 1293741
• A scalable system architecture for high-throughput turbo-decoders
• Design and implementation of a low complexity VLSI turbo-code decoder architecture for low energy mobile wireless communications
• Memory power reduction for high-speed implementation of turbo codes
• scientific article; zbMATH DE number 2154514

zbMATH Keywords

wireless communicationsreconfigurable systemsturbo codes3GPPlog-MAPSOVA

Mathematics Subject Classification ID

Source coding (94A29)

Cited In (1)

• VLSI architectures for sliding-window-based space-time turbo Trellis code decoders

This page was built for publication: Reconfigurable turbo decoding for 3G applications

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q956040)