RSA acceleration with field programmable gate arrays

DOI10.1007/3-540-48970-3_14MaRDI QIDQ4250637zbMATH OpenFDO

Authors Alexander A. Tiountchik, Elena Trichina

Publication date 17 June 1999

Published in Lecture Notes in Computer Science (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1007/3-540-48970-3_14

zbMATH Keywords

field programmable gate arraymodular exponentiationRSA cryptographic scheme

Mathematics Subject Classification ID

Data encryption (aspects in computer science) (68P25) Cryptography (94A60)

Recommendations

• Modular exponentiation on fine-grained FPGA
• scientific article; zbMATH DE number 503341
• A modular exponentiation unit based on systolic arrays

Cited in

(9)

• Compact modular exponentiation accelerator for modern FPGA devices
• Modular exponentiation on fine-grained FPGA
• scientific article; zbMATH DE number 139812 (Why is no real title available?)
• scientific article; zbMATH DE number 503341 (Why is no real title available?)
• A modular exponentiation unit based on systolic arrays
• scientific article; zbMATH DE number 1941129 (Why is no real title available?)
• scientific article; zbMATH DE number 1878332 (Why is no real title available?)
• Toward Acceleration of RSA Using 3D Graphics Hardware
• Improvements to RSA key generation and CRT on embedded devices

This page was built for publication: RSA acceleration with field programmable gate arrays

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q4250637)