Realizing high IPC using time-tagged resource-flow computing

DOI10.1007/3-540-45706-2_67MaRDI QIDQ4813086zbMATH OpenFDO

Authors Augustus K. Uht, Alireza Khalafi, David Morano, Marcos de Alba, David Kaeli

Publication date 12 August 2004

Published in Lecture Notes in Computer Science (Search for Journal in Brave)

Full work available at URL http://link.springer.de/link/service/series/0558/bibs/2400/24000490.htm

Mathematics Subject Classification ID

Mathematical problems of computer architecture (68M07) Performance evaluation, queueing, and scheduling in the context of computer systems (68M20)

Recommendations

• scientific article; zbMATH DE number 3997149
• Modeling the dynamic behavior of an ILP processor
• Handling 16 instructions per cycle in a superscalar processor
• scientific article; zbMATH DE number 108325
• A register file architecture and compilation scheme for clustered ILP processors

This page was built for publication: Realizing high IPC using time-tagged resource-flow computing

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q4813086)