Schedulability verification of embedded system AADL model based on timed automata

DOI10.3969/J.ISSN.1001-0505.2015.06.002MaRDI QIDQ2993272zbMATH OpenFDO

Authors Jing Li, Ningmin Shen, Haiyang Bai, Peiyun Zhou

Publication date 10 August 2016

Full work available at URL https://doi.org/10.3969/J.ISSN.1001-0505.2015.06.002

zbMATH Keywords

architecture analysis and design languageschedulabilitysimulationtimed automaton modelverification

Mathematics Subject Classification ID

Performance evaluation, queueing, and scheduling in the context of computer systems (68M20) Formal languages and automata (68Q45) Specification and verification (program logics, model checking, etc.) (68Q60)

Recommendations

• Schedule verification and synthesis for embedded real-time components
• Formal verification of multitasking applications based on timed automata model
• Verification of Giotto based embedded control systems
• scientific article; zbMATH DE number 1760151
• Verified model checking of timed automata

Cited in

(3)

• scientific article; zbMATH DE number 1760151 (Why is no real title available?)
• Verification of Giotto based embedded control systems
• Verifiable Code Generation from Scheduled Event-B Models

Describes a project that uses

Uses Software

• Uppaal

This page was built for publication: Schedulability verification of embedded system AADL model based on timed automata

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q2993272)