Synthesis of resources sharing

DOI10.1007/BF01201408MaRDI QIDQ5950274zbMATH OpenOpenAlexFDO

Authors Yaqi Zhang, C. S. Choy, C. F. Chan

Publication date 2 May 2002

Published in Circuits, Systems, and Signal Processing (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1007/bf01201408

zbMATH Keywords

digital signal processingsynthesis algorithm

Mathematics Subject Classification ID

Computing methodologies for image processing (68U10) Computing methodologies and applications (68U99) Signal theory (characterization, reconstruction, filtering, etc.) (94A12)

Recommendations

• High level synthesis of integrated heterogeneous pipelined processing elements for DSP applications
• Processor array synthesis from shift-variant deep nested Do loops
• A compiler-friendly RISC-based digital signal processor synthesis and performance evaluation
• scientific article; zbMATH DE number 1507239
• Resynchronization for multiprocessor DSP systems

Cited in

(4)

• High level synthesis of integrated heterogeneous pipelined processing elements for DSP applications
• Sharing a resource with randomly arriving foragers
• Resynchronization for multiprocessor DSP systems
• scientific article; zbMATH DE number 5130602 (Why is no real title available?)

This page was built for publication: Synthesis of resources sharing

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q5950274)