The use of model checking in ATPG for sequential circuits

DOI10.1007/BFB0023722MaRDI QIDQ4037375zbMATH OpenFDO

Authors Paolo Camurati, Marco Gilli, Paolo Prinetto, M. Sonza Reorda

Publication date 18 May 1993

Published in Lecture Notes in Computer Science (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1007/BFB0023722

zbMATH Keywords

ATPG for sequential devicescircuitgraph theorymodel checking

Mathematics Subject Classification ID

Fault detection; testing in circuits and networks (94C12)

Recommendations

• scientific article; zbMATH DE number 2102723
• Test Pattern Generation using Boolean Proof Engines
• Model checking: a hardware design perspective
• scientific article; zbMATH DE number 910719
• scientific article; zbMATH DE number 1191738

Cited in

(6)

• TG-Pro: A SAT-based ATPG system
• Test Pattern Generation using Boolean Proof Engines
• Massively parallel/reconfigurable emulation model for the d-algorithm
• scientific article; zbMATH DE number 2063044 (Why is no real title available?)
• scientific article; zbMATH DE number 1751921 (Why is no real title available?)
• scientific article; zbMATH DE number 2102723 (Why is no real title available?)

This page was built for publication: The use of model checking in ATPG for sequential circuits

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q4037375)