Massively parallel/reconfigurable emulation model for the d-algorithm

DOI10.1007/3-540-46117-5_134MaRDI QIDQ4408335zbMATH OpenFDO

Authors Daniel G. Saab, Fatih Kocan, Jacob A. Abraham

Publication date 29 June 2003

Published in Lecture Notes in Computer Science (Search for Journal in Brave)

Full work available at URL http://link.springer.de/link/service/series/0558/bibs/2438/24381172.htm

Mathematics Subject Classification ID

Computing methodologies and applications (68U99)

Recommendations

• A parallel system for test pattern generation
• Parallel VLSI test in a shared-memory multiprocessor
• Test generation of the digital circuits based on the genetic algorithms
• The use of model checking in ATPG for sequential circuits
• Functional Level Primitives in Test Generation

Cited in

(7)

• A parallel system for test pattern generation
• Emulations between QSM, BSP and LogP: A framework for general-purpose parallel algorithm design.
• Enumeration conservation law and natural parallelism of the \(D\)-algorithms for test generation and modeling in engineering diagnostics
• Accurate emulators for large-scale computer experiments
• Coarse-grain parallelization of test vectors generation on multiprocessor systems
• Built-in self-test quality assessment using hardware fault emulation in FPGAS
• \(D^{3}\)-Machine: A decoupled data-driven multithreaded architecture with variable resolution support

This page was built for publication: Massively parallel/reconfigurable emulation model for the \(d\)-algorithm

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q4408335)