Coarse-grain parallelization of test vectors generation on multiprocessor systems

DOI10.1007/3-540-47840-X_24MaRDI QIDQ4738835zbMATH OpenFDO

Authors Felicia Ionescu, Mihail Ionescu, Cristina Coconu, Valentin Stoica

Publication date 11 August 2004

Published in Lecture Notes in Computer Science (Search for Journal in Brave)

Full work available at URL http://link.springer.de/link/service/series/0558/bibs/2326/23260231.htm

Mathematics Subject Classification ID

Reliability, testing and fault tolerance of networks and computer systems (68M15) Computing methodologies and applications (68U99)

Recommendations

• Parallel VLSI test in a shared-memory multiprocessor
• A parallel system for test pattern generation
• A parallel transitive closure computation algorithm for VLSI test generation
• Thread-parallel integrated test pattern generator utilizing satisfiability analysis
• Massively parallel/reconfigurable emulation model for the d-algorithm

Cited in

(3)

• Parallel VLSI test in a shared-memory multiprocessor
• scientific article; zbMATH DE number 6746641 (Why is no real title available?)
• Thread-parallel integrated test pattern generator utilizing satisfiability analysis

This page was built for publication: Coarse-grain parallelization of test vectors generation on multiprocessor systems

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q4738835)