Parallel VLSI test in a shared-memory multiprocessor
From MaRDI portal
Recommendations
Cites work
Cited in
(8)- Test schedules for VLSI circuits having built-in test hardware
- A parallel system for test pattern generation
- Optimization of parallel-series self-testing for discrete devices
- A hybrid meta-heuristic for multi-objective optimization: MOSATS
- scientific article; zbMATH DE number 193538 (Why is no real title available?)
- scientific article; zbMATH DE number 1941184 (Why is no real title available?)
- scientific article; zbMATH DE number 2087841 (Why is no real title available?)
- Computational Science and Its Applications – ICCSA 2004
This page was built for publication: Parallel VLSI test in a shared-memory multiprocessor
Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q2777814)