Ultra high-performance ASIC implementation of SM2 with SPA resistance

DOI10.1007/978-3-319-29814-6_17MaRDI QIDQ2801770zbMATH OpenOpenAlexFDO

Authors Dan Zhang, Guo Qiang Bai

Publication date 21 April 2016

Published in Information and Communications Security (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1007/978-3-319-29814-6_17

zbMATH Keywords

elliptic curve cryptography (ECC)Mersenne primeMontgomery Powering Ladder (MPL)SM2SPA

Mathematics Subject Classification ID

Applications to coding theory and cryptography of arithmetic geometry (14G50) Cryptography (94A60)

Recommendations

• Efficient FPGA design of exception-free generic elliptic curve cryptosystems
• High-performance hardware architecture of elliptic curve cryptography processor over \(\text{GF}(2^{163})\)
• A high speed coprocessor for elliptic curve scalar multiplications over \(\mathbb{F}_p\)
• Efficient hardware implementation of elliptic curve cryptosystems
• scientific article; zbMATH DE number 1941127

Cites work

• scientific article; zbMATH DE number 2085441 (Why is no real title available?)
• scientific article; zbMATH DE number 2114384 (Why is no real title available?)
• Speeding the Pollard and Elliptic Curve Methods of Factorization

This page was built for publication: Ultra high-performance ASIC implementation of SM2 with SPA resistance

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q2801770)