VIS
From MaRDI portal
Cited in
(13)- Finding and fixing faults
- Specification and verification of concurrent programs through refinements
- Correct Hardware Design and Verification Methods
- Compositional SCC analysis for language emptiness
- Benchmarking a model checker for algorithmic improvements and tuning for performance
- Exploring structural symmetry automatically in symbolic trajectory evaluation
- visualSTATE
- Cadence SMV
- CodeSurfer
- Linear temporal logic symbolic model checking
- HRELTL: a temporal logic for hybrid systems
- From Philosophical to Industrial Logics
- Symbolic graphs: Linear solutions to connectivity related problems
This page was built for software: VIS
