Efficient VLSI fault simulation (Q1203708): Difference between revisions

From MaRDI portal
Added link to MaRDI item.
ReferenceBot (talk | contribs)
Changed an Item
 
(3 intermediate revisions by 2 users not shown)
Property / author
 
Property / author: Q1058845 / rank
Normal rank
 
Property / author
 
Property / author: John H. Reif / rank
 
Normal rank
Property / MaRDI profile type
 
Property / MaRDI profile type: MaRDI publication profile / rank
 
Normal rank
Property / cites work
 
Property / cites work: The Complexity of Fault Detection Problems for Combinational Logic Circuits / rank
 
Normal rank
Property / cites work
 
Property / cites work: Test Routines Based on Symbolic Logical Statements / rank
 
Normal rank
Property / cites work
 
Property / cites work: Multi-threshold threshold elements / rank
 
Normal rank
Property / cites work
 
Property / cites work: Q5617282 / rank
 
Normal rank
Property / cites work
 
Property / cites work: The Weighted Random Test-Pattern Generator / rank
 
Normal rank
Property / cites work
 
Property / cites work: Random Pattern Testability / rank
 
Normal rank
Property / cites work
 
Property / cites work: Bounding Signal Probabilities in Combinational Circuits / rank
 
Normal rank
Property / cites work
 
Property / cites work: Efficiency of Random Compact Testing / rank
 
Normal rank
Property / cites work
 
Property / cites work: Q5684568 / rank
 
Normal rank
Property / cites work
 
Property / cites work: Exhaustive Generation of Bit Patterns with Applications to VLSI Self-Testing / rank
 
Normal rank
Property / cites work
 
Property / cites work: Logic Test Pattern Generation Using Linear Codes / rank
 
Normal rank
Property / cites work
 
Property / cites work: A Deductive Method for Simulating Faults in Logic Circuits / rank
 
Normal rank
Property / cites work
 
Property / cites work: Diagnosis of Automata Failures: A Calculus and a Method / rank
 
Normal rank
Property / cites work
 
Property / cites work: Comparison of Parallel and Deductive Fault Simulation Methods / rank
 
Normal rank
Property / cites work
 
Property / cites work: Functional Partitioning and Simulation of Digital Circuits / rank
 
Normal rank
Property / cites work
 
Property / cites work: LSI logic testing — An overview / rank
 
Normal rank
Property / cites work
 
Property / cites work: Boolean Differential Calculus and its Application to Switching Theory / rank
 
Normal rank
Property / cites work
 
Property / cites work: Boolean calculus of differences / rank
 
Normal rank
Property / cites work
 
Property / cites work: Q5684964 / rank
 
Normal rank
Property / cites work
 
Property / cites work: Analyzing Errors with the Boolean Difference / rank
 
Normal rank
Property / cites work
 
Property / cites work: The complexity of partial derivatives / rank
 
Normal rank
Property / cites work
 
Property / cites work: Q4065051 / rank
 
Normal rank
Property / cites work
 
Property / cites work: Q3326832 / rank
 
Normal rank

Latest revision as of 13:41, 17 May 2024

scientific article
Language Label Description Also known as
English
Efficient VLSI fault simulation
scientific article

    Statements

    Efficient VLSI fault simulation (English)
    0 references
    22 February 1993
    0 references
    fault simulation
    0 references
    acyclic Boolean circuit
    0 references
    test pattern
    0 references
    VLSI circuits
    0 references
    0 references

    Identifiers