Algorithm partition and parallel recognition of general context-free languages using fixed-size VLSI architecture (Q1084875): Difference between revisions

From MaRDI portal
Importer (talk | contribs)
Created a new Item
 
ReferenceBot (talk | contribs)
Changed an Item
 
(3 intermediate revisions by 3 users not shown)
Property / MaRDI profile type
 
Property / MaRDI profile type: MaRDI publication profile / rank
 
Normal rank
Property / full work available at URL
 
Property / full work available at URL: https://doi.org/10.1016/0031-3203(86)90003-8 / rank
 
Normal rank
Property / OpenAlex ID
 
Property / OpenAlex ID: W2026227831 / rank
 
Normal rank
Property / cites work
 
Property / cites work: General context-free recognition in less than cubic time / rank
 
Normal rank
Property / cites work
 
Property / cites work: Q4144216 / rank
 
Normal rank
Property / cites work
 
Property / cites work: Speed of Recognition of Context-Free Languages by Array Automata / rank
 
Normal rank
Property / cites work
 
Property / cites work: Parallel Parsing Algorithms and VLSI Implementations for Syntactic Pattern Recognition / rank
 
Normal rank
Property / cites work
 
Property / cites work: Algorithm partition and parallel recognition of general context-free languages using fixed-size VLSI architecture / rank
 
Normal rank
Property / cites work
 
Property / cites work: Q3326832 / rank
 
Normal rank
Property / cites work
 
Property / cites work: A modification of Warshall's algorithm for the transitive closure of binary relations / rank
 
Normal rank
Property / cites work
 
Property / cites work: A Theorem on Boolean Matrices / rank
 
Normal rank
Property / cites work
 
Property / cites work: Q4773298 / rank
 
Normal rank
links / mardi / namelinks / mardi / name
 

Latest revision as of 17:45, 17 June 2024

scientific article
Language Label Description Also known as
English
Algorithm partition and parallel recognition of general context-free languages using fixed-size VLSI architecture
scientific article

    Statements

    Algorithm partition and parallel recognition of general context-free languages using fixed-size VLSI architecture (English)
    0 references
    0 references
    1986
    0 references
    Recognition of general context-free languages has been very important in language processing and syntactic recognition. Many researchers have attempted to speed-up the recognition procedure. Recently, several VLSI implementations of context-free language recognition have been proposed. The main disadvantages of these proposed VLSI systems is that the size of the processor array is critical to the performance. That is, an \(n\times n\) upper triangular array can only process strings with length not longer than n. In this paper we propose two algorithms which can recognize general context-free languages without restriction on the length of input string. The first one has time complexity \(O(n^ 4/k^ 2)\) using \(k\times k\) processing elements to recognize n input symbols; if \(k=n\), its time complexity will be \(O(n^ 2)\). The second one, if using \(k\times k\) processing elements to recognize n input symbols, has time complexity \(O(n^ 3/k^ 2)\); if \(k=n\), the time complexity will be O(n). If there are several such modules, we can perform parallel recognition of general context-free languages. Since these algorithms essentially speed-up the dynamic programming procedure by using highly pipelining and parallelism of VLSI architecture, the proposed algorithms may also be useful for other problems solvable by dynamic programming.
    0 references
    0 references
    0 references
    0 references
    0 references
    0 references
    0 references
    context-free language recognition
    0 references
    dynamic programming
    0 references
    0 references