A method for speed optimized partial product reduction and generation of fast parallel multipliers using an algorithmic approach (Q4420928)

From MaRDI portal
Revision as of 15:46, 5 March 2024 by Import240304020342 (talk | contribs) (Set profile property.)
scientific article; zbMATH DE number 1966847
Language Label Description Also known as
English
A method for speed optimized partial product reduction and generation of fast parallel multipliers using an algorithmic approach
scientific article; zbMATH DE number 1966847

    Statements

    A method for speed optimized partial product reduction and generation of fast parallel multipliers using an algorithmic approach (English)
    0 references
    0 references
    0 references
    0 references
    2 November 2003
    0 references
    Wallace tree
    0 references
    Dadda's counter
    0 references
    VLSI arithmetic
    0 references

    Identifiers