Design constraints for third-order PLL nodes in master-slave clock distribution networks

From MaRDI portal
Revision as of 10:19, 30 January 2024 by Import240129110113 (talk | contribs) (Created automatically from import240129110113)
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)

Publication:720170

DOI10.1016/J.CNSNS.2009.09.039zbMath1222.94048OpenAlexW2092361954MaRDI QIDQ720170

A. G. Rigon, José Roberto Castilho Piqueira, André Alves Ferreira, Átila Madureira Bueno

Publication date: 13 October 2011

Published in: Communications in Nonlinear Science and Numerical Simulation (Search for Journal in Brave)

Full work available at URL: https://doi.org/10.1016/j.cnsns.2009.09.039




Related Items (6)




Cites Work




This page was built for publication: Design constraints for third-order PLL nodes in master-slave clock distribution networks