A Systematically Designed Binary Array Processor

DOI10.1109/TC.1980.1675566MaRDI QIDQ3869265zbMATH OpenOpenAlexFDO

Authors Anthony P. Reeves

Publication date 1980

Published in IEEE Transactions on Computers (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1109/tc.1980.1675566

zbMATH Keywords

binary imagescomputer architectureimage processingnear-neighborhood operationparallel processing

Mathematics Subject Classification ID

Theory of operating systems (68N25)

Recommendations

• A systolic array with applications to image processing and wire-routing in VLSI circuits
• scientific article; zbMATH DE number 194950
• A programmable systolic device for image processing based on mathematical morphology
• Partitioning of processor arrays: a piecewise regular approach
• On high-speed computing with a programmable linear array

Cited in

(2)

• scientific article; zbMATH DE number 4041236 (Why is no real title available?)
• Two dimensional processor array with a reconfigurable bus system is at least as powerful as CRCW model

This page was built for publication: A Systematically Designed Binary Array Processor

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q3869265)