A VLSI structure forX(modm) operation

DOI10.1007/BF00929920MaRDI QIDQ5748886zbMATH OpenOpenAlexFDO

Authors Giuseppe Alia, Enrico Martinelli

Publication date 1990

Published in Journal of VLSI signal processing systems for signal, image and video technology (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1007/bf00929920

zbMATH Keywords

RNS-based arithmetic processorsVLSI complexity

Mathematics Subject Classification ID

Analysis of algorithms and problem complexity (68Q25) Hardware implementations of nonnumerical algorithms (VLSI algorithms, etc.) (68W35) Circuits, networks (94C99)

Recommendations

• A high-speed residue-to-binary converter for three-moduli \((2^k, 2^k -1, 2^{k-1} -1)\) RNS and a scheme for its VLSI implementation
• Fast combinatorial RNS processors for DSP applications
• scientific article; zbMATH DE number 796292
• Implementation schemes for basic modular operations
• A low-complexity combinatorial RNS multiplier

Cited in

(3)

• scientific article; zbMATH DE number 125164 (Why is no real title available?)
• Fast combinatorial RNS processors for DSP applications
• MoDe-X: Microarchitecture of a Layout-Aware Modular Decoupled Crossbar for On-Chip Interconnects

This page was built for publication: A VLSI structure forX(modm) operation

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q5748886)