A library of parameterized floating-point modules and their use
From MaRDI portal
Recommendations
- Automating customisation of floating-point designs
- A pipelined-loop-compatible architecture and algorithm to reduce variable-length sets of floating-point data on a reconfigurable computer
- scientific article; zbMATH DE number 1807620
- FloatX
- Novel optimizations for hardware floating-point units in a modern FPGA architecture
Cited in
(7)- Lightweight floating-point arithmetic: Case study of inverse discrete cosine transform
- An accurate elementary mathematical library for the IEEE floating point standard
- Automating customisation of floating-point designs
- A generic library for adaptive computing environments
- A generic library for floating-point numbers and its application to exact computing
- FloatX
- FPGA architecture and implementation of sparse matrix-vector multiplication for the finite element method
This page was built for publication: A library of parameterized floating-point modules and their use
Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q4408172)