An Efficient Combined Bit-Flipping and Stochastic LDPC Decoder Using Improved Probability Tracers

DOI10.1109/TSP.2017.2725221MaRDI QIDQ4628088zbMATH OpenOpenAlexFDO

Authors Yeong-Luh Ueng, Mao-Ruei Li

Publication date 6 March 2019

Published in IEEE Transactions on Signal Processing (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1109/tsp.2017.2725221

Mathematics Subject Classification ID

Source coding (94A29) Decoding (94B35)

Recommendations

• Improved Bit-Flipping Decoding of Low-Density Parity-Check Codes
• An Efficient Maximum-Likelihood Decoding of LDPC Codes Over the Binary Erasure Channel
• Fully Parallel Stochastic LDPC Decoders
• An offset adjustment based weighted bit-flipping decoding algorithm for LDPC codes
• Weighted-bit-flipping-based sequential scheduling decoding algorithms for LDPC codes
• SCALABLE AND EFFICIENT IMPLEMENTATIONS OF THE LDPC DECODER USING RECONFIGURABLE MODELS
• An Efficient Multi-Standard LDPC Decoder Design Using Hardware-Friendly Shuffled Decoding
• Delayed Stochastic Decoding of LDPC Codes
• High-Throughput Energy-Efficient LDPC Decoders Using Differential Binary Message Passing
• Stochastic Bit-Wise Iterative Decoding of Polar Codes

Cited in

(1)

• Majority-Based Tracking Forecast Memories for Stochastic LDPC Decoding

This page was built for publication: An Efficient Combined Bit-Flipping and Stochastic LDPC Decoder Using Improved Probability Tracers

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q4628088)