Fully Parallel Stochastic LDPC Decoders

DOI10.1109/TSP.2008.929671MaRDI QIDQ4568856zbMATH OpenOpenAlexFDO

Authors Saeed Sharifi Tehrani, Shie Mannor, Warren J. Gross

Publication date 27 June 2018

Published in IEEE Transactions on Signal Processing (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1109/tsp.2008.929671

Mathematics Subject Classification ID

Decoding (94B35)

Recommendations

• Efficient Partial-Parallel Decoder Architecture for Quasi-Cyclic Nonbinary LDPC Codes
• Parallel decoding of the Reed-Solomon codes
• Delayed Stochastic Decoding of LDPC Codes
• Comparisons of parallelization strategies for min-sum decoding of irregular LDPC codes
• Stochastic Decoding of Linear Block Codes With High-Density Parity-Check Matrices
• An Efficient Parallel Architecture for Implementing LST Decoding in MIMO Systems

Cited in

(4)

• Parallel versus sequential updating for belief propagation decoding
• Random error reduction scheme for combinational stochastic circuit
• Majority-Based Tracking Forecast Memories for Stochastic LDPC Decoding
• An Efficient Combined Bit-Flipping and Stochastic LDPC Decoder Using Improved Probability Tracers

This page was built for publication: Fully Parallel Stochastic LDPC Decoders

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q4568856)