SCALABLE AND EFFICIENT IMPLEMENTATIONS OF THE LDPC DECODER USING RECONFIGURABLE MODELS

DOI10.1142/S012905410600384XMaRDI QIDQ5291298zbMATH OpenFDO

Authors Sharareh Babvey, José Alberto Fernández-Zepeda, Steven W. McLaughlin, Anu G. Bourgeois

Publication date 10 May 2006

Published in International Journal of Foundations of Computer Science (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1142/S012905410600384X

zbMATH Keywords

LARPBSLDPC decoderR-meshreconfigurable models

Mathematics Subject Classification ID

Parallel algorithms in computer science (68W10)

Recommendations

• Efficient decoding implementations of LDPC codes
• Efficient Configurable Decoder Architecture for Nonbinary Quasi-Cyclic LDPC Codes
• A High-Throughput LDPC Decoder Architecture With Rate Compatibility
• Hardware Implementation of a Backtracking-Based Reconfigurable Decoder for Lowering the Error Floor of Quasi-Cyclic LDPC Codes
• An Efficient Multi-Standard LDPC Decoder Design Using Hardware-Friendly Shuffled Decoding
• A Flexible NISC-Based LDPC Decoder
• Efficient Partial-Parallel Decoder Architecture for Quasi-Cyclic Nonbinary LDPC Codes
• An Efficient Layered Decoding Architecture for Nonbinary QC-LDPC Codes

Cites work

• scientific article; zbMATH DE number 3251924 (Why is no real title available?)
• Optimally scaling permutation routing on reconfigurable linear arrays with optical buses
• The capacity of low-density parity-check codes under message-passing decoding

Cited in

(3)

• A novel design methodology for high-performance programmable decoder cores for AA-LDPC codes
• A Flexible NISC-Based LDPC Decoder
• An Efficient Combined Bit-Flipping and Stochastic LDPC Decoder Using Improved Probability Tracers

This page was built for publication: SCALABLE AND EFFICIENT IMPLEMENTATIONS OF THE LDPC DECODER USING RECONFIGURABLE MODELS

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q5291298)