Automatic application-specific instruction-set extensions under microarchitectural constraints

DOI10.1023/B:IJPP.0000004508.14594.B9MaRDI QIDQ1878893zbMATH OpenFDO

Authors Kubilay Atasu, Laura Pozzi, Paolo Ienne

Publication date 9 September 2004

Published in International Journal of Parallel Programming (Search for Journal in Brave)

zbMATH Keywords

automatic partitioningcustomisable processorshardware/software codesigninstruction-set extensions

Mathematics Subject Classification ID

Theory of software (68N99) Computer system organization (68M99)

Recommendations

• Automatic design of application specific instruction set extensions through dataflow graph exploration
• scientific article; zbMATH DE number 2017360
• Automatic intra-register vectorization for the Intel\(^\circledR\) architecture
• Euro-Par 2004 Parallel Processing
• scientific article; zbMATH DE number 2112490

Cited in

(10)

• Automatic design of application specific instruction set extensions through dataflow graph exploration
• Improving adaptability and per-core performance of many-core processors through reconfiguration
• An exploration of mechanisms for dynamic cryptographic instruction set extension
• Algorithms for generating convex sets in acyclic digraphs
• Advances in Computer Science - ASIAN 2004. Higher-Level Decision Making
• Simulation and profiling of virtual instruction set architectures for HW/SW co design
• Compiler Construction
• Euro-Par 2004 Parallel Processing
• scientific article; zbMATH DE number 2112490 (Why is no real title available?)
• Domain specific tools and methods for application in Security processor design

Describes a project that uses

Uses Software

• MediaBench
• POLIS

This page was built for publication: Automatic application-specific instruction-set extensions under microarchitectural constraints

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q1878893)