Compilation Techniques for Reconfigurable Architectures
From MaRDI portal
Recommendations
- Introduction to reconfigurable computing. Architectures, algorithms and applications. Foreword by Reiner Hartenstein.
- scientific article; zbMATH DE number 2080764
- Reconfigurable computing. The theory and practice of FPGA-based computation.
- A compiler intermediate representation for reconfigurable fabrics
- Interprocedural compiler optimization for partial run-time reconfiguration
Cited in
(9)- Interprocedural compiler optimization for partial run-time reconfiguration
- Energy Efficient Hardware-Software Co-Synthesis Using Reconfigurable Hardware
- A pipelined-loop-compatible architecture and algorithm to reduce variable-length sets of floating-point data on a reconfigurable computer
- scientific article; zbMATH DE number 1941096 (Why is no real title available?)
- scientific article; zbMATH DE number 1941139 (Why is no real title available?)
- scientific article; zbMATH DE number 1548492 (Why is no real title available?)
- scientific article; zbMATH DE number 2174302 (Why is no real title available?)
- Introduction to reconfigurable computing. Architectures, algorithms and applications. Foreword by Reiner Hartenstein.
- Languages and Compilers for Parallel Computing
This page was built for publication: Compilation Techniques for Reconfigurable Architectures
Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q3521146)