Dynamically reconfigurable hardware -- A new perspective for neural network implementations

DOI10.1007/3-540-46117-5_107MaRDI QIDQ4408254zbMATH OpenFDO

Authors Mario Porrmann, Ulf Witkowski, Heiko Kalte, Ulrich Rückert

Publication date 29 June 2003

Published in Lecture Notes in Computer Science (Search for Journal in Brave)

Full work available at URL http://link.springer.de/link/service/series/0558/bibs/2438/24381048.htm

Mathematics Subject Classification ID

Computing methodologies and applications (68U99)

Recommendations

• Implementation of a dynamic neural network for support vector machines using FPGA
• FPGA neural network implementation for real time control
• scientific article; zbMATH DE number 4074490
• Neural network hardware implementations
• A novel recursive algorithm used to model hardware programmable neighborhood mechanism of self-organizing neural networks

Cited in

(6)

• Optimizing digital hardware perceptrons for multi-spectral image classification
• An efficient hardware implementation of feed-forward neural networks
• Implementation of a dynamic neural network for support vector machines using FPGA
• Spatio-Temporal Optimization of Deep Neural Networks for Reconfigurable FPGA SoCs
• Hardware-in-the-loop simulations for FPGA-based digital control design
• A novel recursive algorithm used to model hardware programmable neighborhood mechanism of self-organizing neural networks

This page was built for publication: Dynamically reconfigurable hardware -- A new perspective for neural network implementations

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q4408254)