FPGA neural network implementation for real time control

MaRDI QIDQ5505706zbMATH OpenFDO

Authors C. Benbouchama, S. Sakhi, Ahmed Bouridane

Publication date 28 January 2009

Mathematics Subject Classification ID

Learning and adaptive systems in artificial intelligence (68T05) Controllability, observability, and system structure (93B99)

Recommendations

• FPGA implementation of a wavelet neural network with particle swarm optimization learning
• An efficient hardware implementation of feed-forward neural networks
• Implementation of a dynamic neural network for support vector machines using FPGA
• scientific article; zbMATH DE number 1708097
• Implementation of floating point arithmetics using an FPGA

Cited in

(18)

• An efficient hardware implementation of feed-forward neural networks
• Hardware implementation of a new neurocontrol wheelchair-guidance system
• FPGA implementation of a stochastic neural network for monotonic pseudo-Boolean optimization
• Optimized FPGA design, verification and implementation of a neuro-fuzzy controller for PMSM drives
• NNGen: a powerful tool for the implementation of artificial neural networks on a chip
• Implementation of a dynamic neural network for support vector machines using FPGA
• scientific article; zbMATH DE number 1941157 (Why is no real title available?)
• scientific article; zbMATH DE number 1941163 (Why is no real title available?)
• scientific article; zbMATH DE number 1941177 (Why is no real title available?)
• Systolic VLSI and FPGA Realization of Artificial Neural Networks
• FPGA design and hardware implementation of a convolutional neural network for classification of saccadic eye movements
• Implementation of floating point arithmetics using an FPGA
• FPGA prototyping of RNN decoder for convolutional codes
• FPGA prototyping of RNN decoder for convolutional codes
• The CAM-Brain Machine (CBM): An FPGA-based hardware tool that evolves a 1000 neuron-net circuit module in seconds and updates a 75 million neuron artificial brain for real-time robot control
• A neural network accelerated optimization method for FPGA
• FPGA realization of fractional order neuron
• FPGA implementation of a wavelet neural network with particle swarm optimization learning

This page was built for publication: FPGA neural network implementation for real time control

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q5505706)