Efficient software implementation of AES on 32-bit platforms

DOI10.1007/3-540-36400-5_13MaRDI QIDQ4425697zbMATH OpenFDO

Authors Guido Bertoni, Luca Breveglieri, Pasqualina Fragneto, Marco MacChetti, Stefano Marchesin

Publication date 11 September 2003

Published in Lecture Notes in Computer Science (Search for Journal in Brave)

Full work available at URL http://link.springer.de/link/service/series/0558/bibs/2523/25230159.htm

Mathematics Subject Classification ID

Data encryption (aspects in computer science) (68P25) Cryptography (94A60)

Recommendations

• A compact Rijndael hardware architecture with S-Box optimization
• New AES Software Speed Records
• Two methods of Rijndael implementation in reconfigurable hardware
• Bitslice Implementation of AES
• Architectural optimization for a 1. 82 Gbits/sec VLSI implementation of the AES Rijndael algorithm

Cited in

(6)

• All the AES you need on Cortex-M3 and M4
• AES Software Implementations on ARM7TDMI
• Boosting AES Performance on a Tiny Processor Core
• Bitslice Implementation of AES
• New AES Software Speed Records
• Key masking using biometry

This page was built for publication: Efficient software implementation of AES on 32-bit platforms

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q4425697)