Essential traffic parameters for shared memory switch performance

DOI10.1007/978-3-319-25258-2_5MaRDI QIDQ3460707zbMATH OpenOpenAlexDBLPWikidataFDO

Authors Patrick Eugster, Kirill Kogan, Sergey Nikolenko, Alexander V. Sirotkin, Alex Kesselman

Publication date 8 January 2016

Published in Structural Information and Communication Complexity (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1007/978-3-319-25258-2_5

Mathematics Subject Classification ID

Network design and communication in computer systems (68M10) Distributed systems (68M14) Performance evaluation, queueing, and scheduling in the context of computer systems (68M20)

Recommendations

• Admission control in shared memory switches
• Competitive buffer management for shared-memory switches
• Harmonic buffer management policy for shared memory switches
• Performance and fluid simulations of a novel shared buffer management system
• Optimum Scheduling and Memory Management in Input Queued Switches With Finite Buffer Space

Cites work

• An improved algorithm for CIOQ switches
• Best effort and priority queuing policies for buffered crossbar switches
• Buffer Overflow Management in QoS Switches
• Competitive buffer management for shared-memory switches
• Competitive queue policies for differentiated services
• FIFO queueing policies for packets with heterogeneous processing
• Harmonic buffer management policy for shared memory switches
• scientific article; zbMATH DE number 1232130 (Why is no real title available?)
• Improved competitive performance bounds for CIOQ switches
• Lower and upper bounds on FIFO buffer management in QoS switches
• Maximizing throughput in multi-queue switches
• On the Performance of Greedy Algorithms in Packet Buffering
• Optimal smoothing schedules for real-time streams (extended abstract)
• Packet mode and QoS algorithms for buffered crossbar switches with FIFO queuing

Cited in

(4)

• Online packet scheduling for CIOQ and buffered crossbar switches
• Admission control in shared memory switches
• The impact of processing order on performance: a taxonomy of semi-FIFO policies
• Competitive buffer management for multi-queue switches in QoS networks using packet buffering algorithms

This page was built for publication: Essential traffic parameters for shared memory switch performance

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q3460707)