Formally-based design evaluation

DOI10.1007/3-540-44798-9_9MaRDI QIDQ4787219zbMATH OpenFDO

Authors Kenneth J. Turner, Ji He

Publication date 9 January 2003

Published in Lecture Notes in Computer Science (Search for Journal in Brave)

Full work available at URL http://link.springer.de/link/service/series/0558/bibs/2144/21440104

Mathematics Subject Classification ID

Mathematical problems of computer architecture (68M07) Specification and verification (program logics, model checking, etc.) (68Q60) Computing methodologies and applications (68U99)

Recommendations

• An exercise in the automatic verification of asynchronous designs
• scientific article; zbMATH DE number 3861073
• scientific article; zbMATH DE number 868112
• Automatic Verification of Sequential Circuits Using Temporal Logic
• Automated RTL verification based on predicate calculus

Cited in

(3)

• An exercise in the automatic verification of asynchronous designs
• Formal methods for performance evaluation
• Specifying hardware timing with ET-LOTOS

This page was built for publication: Formally-based design evaluation

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q4787219)