HITEC
From MaRDI portal
Cited in
(9)- On the role of hardware reset in synchronous sequential circuit test generation
- Formal Methods for Hardware Verification
- scientific article; zbMATH DE number 1594496 (Why is no real title available?)
- Test Pattern Generation using Boolean Proof Engines
- CirCUs
- HANNIBAL
- PASSAT
- SOCRATES
- Sequential test generators: past, present and future
This page was built for software: HITEC
