Influence of loop optimizations on energy consumption of multi-bank memory systems
From MaRDI portal
Recommendations
- Improving off-chip memory energy behavior in a multi-processor, multi-bank environment
- Enhancing compiler techniques for memory energy optimizations
- Experimental evaluation of energy behavior of iteration space tiling
- Algorithmic techniques for memory energy reduction
- Languages and Compilers for Parallel Computing
Cited in
(7)- Memory design and exploration for low power, embedded systems
- Analysis and approximation for bank selection instruction minimization on partitioned memory architecture
- Energy minimization with loop fusion and multi-functional-unit scheduling for multidimensional DSP
- Experimental evaluation of energy behavior of iteration space tiling
- Improving off-chip memory energy behavior in a multi-processor, multi-bank environment
- Loop transformations for reducing data space requirements of resource-constrained applications
- Languages and Compilers for Parallel Computing
This page was built for publication: Influence of loop optimizations on energy consumption of multi-bank memory systems
Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q4738397)