Power-delay optimization of D-latch/MUX source coupled logic gates (Q4655741)
From MaRDI portal
!
WARNING
This is the item page for this Wikibase entity, intended for internal use and editing purposes.
Please use the normal view instead:
scientific article; zbMATH DE number 2142497
| Language | Label | Description | Also known as |
|---|---|---|---|
| default for all languages | No label defined |
||
| English | Power-delay optimization of D-latch/MUX source coupled logic gates |
scientific article; zbMATH DE number 2142497 |
Statements
Power-delay optimization of D-latch/MUX source coupled logic gates (English)
0 references
8 March 2005
0 references
0.7867295145988464
0 references
0.677362322807312
0 references
0.6605798006057739
0 references
