Design of a linear systolic array for computing modular multiplication and squaring in \(\text{GF}(2^m)\) (Q5948833)
From MaRDI portal
| This is the item page for this Wikibase entity, intended for internal use and editing purposes. Please use this page instead for the normal view: Design of a linear systolic array for computing modular multiplication and squaring in GF(2ᵐ) |
scientific article; zbMATH DE number 1672057
| Language | Label | Description | Also known as |
|---|---|---|---|
| default for all languages | No label defined |
||
| English | Design of a linear systolic array for computing modular multiplication and squaring in \(\text{GF}(2^m)\) |
scientific article; zbMATH DE number 1672057 |
Statements
Design of a linear systolic array for computing modular multiplication and squaring in \(\text{GF}(2^m)\) (English)
0 references
12 November 2001
0 references
modular exponentiation
0 references
Montgomery modular multiplication algorithm
0 references
systolic array
0 references
VLSI implementation
0 references
0 references
Many public key cryptosystems make heavy use of modular arithmetics, with the modular exponentiation being the operation that plays important role in the overall time complexity of such algorithms. Standard implementation of the exponentiation operation makes use of a series of squaring and multiplication operations. In the paper linear systolic array for computing the modular multiplication and squaring simultaneously in \(GF(2^m)\) is proposed -- the array can be efficiently used for the modular exponentation in \(GF(2^m)\). NEWLINENEWLINENEWLINEThe authors first analyze Montgomery multiplication algorithm to identify the common computational parts to perform concurrent execution of both modular squaring and multiplication in the modular exponentiation. Then they use formal approach to derive resulting systolic array, namely after deriving a dependence graph for the recurrence Montgomery algorithm a space-time transformation is applied. As a result linear systolic array with unidirectional data flow with \(m+1\) processing elements and latency \(3m+1\) is proposed.
0 references
0.8563743829727173
0 references
0.8471536040306091
0 references
0.8445847630500793
0 references