Low-Cost Binary128 Floating-Point FMA Unit Design with SIMD Support

DOI10.1109/TC.2011.77MaRDI QIDQ5277616zbMATH OpenOpenAlexFDO

Authors Libo Huang, Sheng Ma, Li Shen, Zhiying Wang, Nong Xiao

Publication date 12 July 2017

Published in IEEE Transactions on Computers (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1109/tc.2011.77

Mathematics Subject Classification ID

Numerical algorithms for computer arithmetic, etc. (65Y04)

Recommendations

• Low-Power Multiple-Precision Iterative Floating-Point Multiplier with SIMD Support
• A bit-serial floating-point unit for a massively parallel system on a chip
• Area Efficient and Fast Combined Binary/Decimal Floating Point Fused Multiply Add Unit
• scientific article; zbMATH DE number 1941116
• Implementation of floating point arithmetics using an FPGA
• Efficient ASIC and FPGA implementation of binary-coded decimal digit multipliers

This page was built for publication: Low-Cost Binary128 Floating-Point FMA Unit Design with SIMD Support

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q5277616)