A. Chattopadhyay

Available identifiers

zbMath Open chattopadhyay.anupamMaRDI QIDQ826303

List of research outcomes

Publication	Date of Publication	Type
EFFLUX-F2: a high performance hardware security evaluation board	2024-10-31	Paper
Priority arbiter PUF: analysis	2024-08-09	Paper
Improved quantum analysis of SPECK and LowMC	2023-08-14	Paper
Robust quantum arithmetic operations with intermediate qutrits in the NISQ-era	2023-07-14	Paper
Three input exclusive-or gate support for Boyar-Peralta's algorithm	2023-05-12	Paper
Differential Fault Attack on Grain v1, ACORN v3 and Lizard	2022-12-09	Paper
Accelerating BLAS and LAPACK via Efficient Floating Point Architecture Design	2022-07-04	Paper
https://portal.mardi4nfdi.de/entity/Q5078324	2022-05-23	Paper
On the cost of ASIC hardware crackers: a SHA-1 case study	2021-12-20	Paper
Crossbar-Constrained Technology Mapping for ReRAM Based In-Memory Computing	2020-10-02	Paper
Analysis of the strict avalanche criterion in variants of arbiter-based physically unclonable functions	2020-05-12	Paper
On hardware implementation of Tang-maitra Boolean functions	2019-02-15	Paper
Looting the LUTs: FPGA optimization of AES and AES-like ciphers for authenticated encryption	2018-04-26	Paper
Designing parity preserving reversible circuits	2018-03-16	Paper
Automatic test pattern generation for multiple missing gate faults in reversible circuits. Work in progress report	2018-03-16	Paper
TriviA: a fast and secure authenticated encryption scheme	2018-02-14	Paper
High-Performance Hardware Implementation for RC4 Stream Cipher	2017-07-12	Paper
A Sound and Complete Axiomatization of Majority- Logic	2017-05-16	Paper
Three Snakes in One Hole: The First Systematic Hardware Accelerator Design for SOSEMANUK with Optional Serpent and SNOW 2.0 Modes	2017-05-16	Paper
Efficient Hardware Accelerator for AEGIS-128 Authenticated Encryption	2015-11-25	Paper
Cryptanalysis of the Double-Feedback XOR-Chain Scheme Proposed in Indocrypt 2013	2015-09-10	Paper
One Word/Cycle HC-128 Accelerator via State-Splitting Optimization	2015-09-10	Paper
Constructive Reversible Logic Synthesis for Boolean Functions with Special Properties	2014-09-02	Paper
Propagation of torsional waves in an inhomogeneous layer over an inhomogeneous half-space	2013-09-05	Paper
Designing integrated accelerator for stream ciphers with structural similarities	2013-08-02	Paper
New speed records for Salsa20 stream cipher using an autotuning framework on GPUs	2013-06-07	Paper
Optimized GPU implementation and performance analysis of HC series of stream ciphers	2013-06-04	Paper
Hipacc-LTE: an integrated high performance accelerator for 3GPP LTE stream ciphers	2011-12-16	Paper

Research outcomes over time

This page was built for person: A. Chattopadhyay