Power minimization of FPRM functions based on polarity conversion

DOI10.1007/BF02948902MaRDI QIDQ1415935zbMATH OpenFDO

Authors Yinshui Xia, Xunwei Wu, A. E. A. Almaini

Publication date 9 December 2003

Published in Journal of Computer Science and Technology (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1007/BF02948902

zbMATH Keywords

Boolean functionfixed polarity Reed-Muller formslogic synthesisMCNC circuitspower dissipation

Mathematics Subject Classification ID

Recommendations

• CMOS current-mode implementation of fractional-power functions
• Optimal Boolean control and minimization of power consumption
• Technology mapping of multi-output functions leading to the reduction of dynamic power consumption in FPGAs
• Maximizing the Power Conversion Efficiency of Ultra-Low-Voltage CMOS Multi-Stage Rectifiers
• scientific article; zbMATH DE number 5290042
• scientific article; zbMATH DE number 1941087

Cites work

• Easily Testable Realizations ror Logic Functions
• scientific article; zbMATH DE number 107990 (Why is no real title available?)
• scientific article; zbMATH DE number 899656 (Why is no real title available?)

Cited in

(5)

• Power estimation techniques for Reed-Muller logic circuits
• scientific article; zbMATH DE number 5290042 (Why is no real title available?)
• Minimisation of fixed-polarity AND/XOR canonical networks
• Fast OFDD-based minimization of fixed polarity Reed-Muller expressions
• scientific article; zbMATH DE number 910730 (Why is no real title available?)

This page was built for publication: Power minimization of FPRM functions based on polarity conversion

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q1415935)