Practical formal methods for hardware design
This book is a collection of papers about the use of formal methods in the design and verification process of computer hardware. All contributions arise from the FORMAT project, a project that has been supported by the EU between 1992 and 1995. The goal of this project was to push the use of formal methods in industrial practice by providing and developing adequate languages, approaches and tools to support a formal verification and synthesis process. The papers are grouped into three parts. The first part consists of papers that describe and overview the languages, tools and design and verification flows developed by the FORMAT project. Part II is dedicated to the industrial experience. Several practical design projects making use of these formal methods are reviewed. Part III contains the more technical body of the FORMAT project. It presents in several papers the formalisms, algorithms and tools, which haved been used to support formal verification and synthesis from formal specifications.
- Formal design of cache memory protocols in IBM
- scientific article; zbMATH DE number 2130685 (Why is no real title available?)
- scientific article; zbMATH DE number 50156 (Why is no real title available?)
- scientific article; zbMATH DE number 139977 (Why is no real title available?)
- scientific article; zbMATH DE number 514046 (Why is no real title available?)
- scientific article; zbMATH DE number 516980 (Why is no real title available?)
- scientific article; zbMATH DE number 527259 (Why is no real title available?)
- scientific article; zbMATH DE number 732939 (Why is no real title available?)
- System design of a CC-NUMA multiprocessor architecture using formal specification, model-checking, co-simulation, and test generation
- Higher Order Logic and Hardware Verification
This page was built for publication: Practical formal methods for hardware design
Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q4255534)