Dual-rail transition logic: A logic style for counteracting power analysis attacks

DOI10.1016/J.COMPELECENG.2008.06.004zbMATH Open1162.68437OpenAlexW2084790657MaRDI QIDQ1007304FDOQ1007304

Authors: Amir Moradi, Mohammad Taghi Manzuri Shalmani, M. Salmasizadeh 

Publication date: 20 March 2009

Published in: Computers and Electrical Engineering (Search for Journal in Brave)

Full work available at URL: https://doi.org/10.1016/j.compeleceng.2008.06.004

Recommendations

• A Design Methodology for a DPA-Resistant Cryptographic LSI with RSL Techniques
• Changing the Odds Against Masked Logic
• QRL: a high performance quadruple-rail logic for resisting DPA on FPGA implementations
• Cryptographic Hardware and Embedded Systems - CHES 2004
• Towards sound approaches to counteract power-analysis attacks

zbMATH Keywords

DPAcountermeasureside-channel attacksDTLtransition signaling

Mathematics Subject Classification ID

Data encryption (aspects in computer science) (68P25) Nonnumerical algorithms (68W05)

Cited In (7)

• A Design Methodology for a DPA-Resistant Cryptographic LSI with RSL Techniques
• Geometry of Synthesis II: From Games to Delay-Insensitive Circuits
• Changing the Odds Against Masked Logic
• Toward reverse engineering on secret \(S\)-boxes in block ciphers
• Cryptographic Hardware and Embedded Systems - CHES 2004
• Double-Data-Rate Computation as a Countermeasure against Fault Analysis
• Formal security proofs via Doeblin coefficients: optimal side-channel factorization from noisy leakage to random probing

This page was built for publication: Dual-rail transition logic: A logic style for counteracting power analysis attacks

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q1007304)