THE MAGIC OF INTERLOCKING PROPERTY: FAST SYSTOLIC DESIGN

DOI10.1080/10637199708915617MaRDI QIDQ3130159zbMATH OpenOpenAlexFDO

Authors D. J. Evans, M. Gušev

Publication date 28 May 1997

Published in Parallel Algorithms and Applications (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1080/10637199708915617

zbMATH Keywords

systolic arraysinterlocking property

Mathematics Subject Classification ID

Graph theory (including graph drawing) in computer science (68R10) Distributed algorithms (68W15) Computer system organization (68M99)

Recommendations

• The Design of Optimal Systolic Arrays
• Nineteen ways of systolic matrix multiplication
• The design of optimal planar systolic arrays for matrix multiplication
• A fast algorithm for matrix multiplication and its efficient realization on systolic arrays

Cites work

• scientific article; zbMATH DE number 3628373 (Why is no real title available?)
• A family of new efficient arrays for matrix multiplication
• FOLDING TRANSFORMATIONS ON SYSTOLIC AND VLSI PROCESSOR ARRAYS
• Fast linear systolic matrix vector multiplication
• Folding transformations for processor arrays
• Implementation of folding transformations on linear VSLI processor arrays
• New linear systolic arrays for digital filters and convolution
• New linear systolic arrays for the string comparison algorithm
• Partitioning and Mapping Algorithms into Fixed Size Systolic Arrays

This page was built for publication: THE MAGIC OF INTERLOCKING PROPERTY: FAST SYSTOLIC DESIGN

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q3130159)